Abstract -While many groups attribute the greatly accelerated (i.e., excess) HCI degradation in modern transistors to the difference between the peak temperature and the average temperature ( T L,Diff = T pk L − T avg L 0) in selfheated FinFETs and other multigate transistors under dc or low-frequency stress, others find no evidence of the T L,Diff -related excess degradation for ICs operating at high frequencies. In this letter, we resolve the puzzle by using a hierarchical electro-thermal device-circuit predictive model for HCI degradation to demonstrate that T L,Diff →0 beyond a technology-specific transition frequency (ω c ), and therefore, excess HCI degradation disappears at ω ω c . The proposed analytical model directly correlates HCI performance to power pulse trains characterized by frequency (f) and power duty cycle (ξ ) of a digital circuit. Self-heating will continue to reduce HCI-lifetime of surround gate transistors due to the increase of average temperature ( T avg L ), but the excess degradation caused by T L,Diff will not be a concern for high-speed digital circuits.
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I. INTRODUCTION
M ULTI-GATE devices, such as FinFET and Gate-allaround-FET (collectively, MG-FET), promise increasingly effective gate control to suppress short channel effect. Unfortunately, thermal resistance (R th ) of the multi-gate topology and the reduced gate pitch exacerbate self-heating (T avg L ≡ T 0 + R th × P avg ), even if the transistor power dissipation (P avg ) and the ambient temperature (T 0 ) are unchanged [1] . Indeed, many groups have demonstrated selfheating (SH) related degradation of performance [2] and reliability [3] Recently, however, Samsung and others have found little evidence of SH-accelerated HCI degradation in high-speed digital ICs [4] , [5] . Given that the average power dissipation (P avg ) increases with frequency in digital circuits and HCI degradation depends exponentially on the T pk L [6] , this frequency-dependent disappearance of the difference between peak and average temperature must be explained clearly to ensure reliable modeling of HCI liftime.
In this letter, we take a two-pronged approach to calculating the SH in a digital circuit (Sec. II): a BSIM-SPICE based numerical electro-thermal simulation with inputs defined by specific MG-FET geometry, and an analytical model of SH to interpret the numerical results. In Sec. III, we use the frequency and circuit-dependent SH (obtained from Sec. II) to accurately predict the HCI lifetime in digital circuits.
II. SELF-HEATING MODELING FOR DIGITAL CIRCUITS

A. Analytical Model for Self-Heating Peak Temperature
To calculate SH of a transistor, the BSIM-CMG [7] (electrical) model of a MG-FET must be augmented by a thermal circuit -composed of a parallel combination of its thermal resistance (R th ) and thermal capacitance (C th ) -driven by the power dissipated (P(t)) in the transistor, see Fig. 1 
(a).
First, let us assume that a single MG-FET is being driven by a square-wave of arbitrary f with 50% duty cycle (d: signal duty cycle). In this simple case, P(t) has the same f and duty cycle (ξ = d) as the input signal. The cyclostationary solution of the thermal equivalent circuit subjected to this periodic P (t)with arbitrary f and ξ , is as follows:
Here, T L ,Di f f is the difference between the peak temperate ( T pk L ) and the average temperature ( T avg L ). H ( f, ξ, τ ) can be understood as a differential thermal resistance, defined by the signal frequency f , power duty cycle ξ , and thermal time constant τ , directly relevant for operation in digital circuits. Indeed, the result is fundamentally different from the differential thermal resistance obtained for ac conductance method, namely,
0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. developed to characterize self-heating in isolated transistors. P pk , P avg are the peak power and the average power of a single transistor within a given circuit, respectively. As an aside, Fig. 1(b) shows that P(t) is not a square wave in an inverter circuit because the voltages across the transistors are not constant during switching. Therefore, in general, we define ξ ≡P avg P pk . Eq. (1) is a key result of the letter, because it contains the essential physics to explain the disappearance of excess self-heated HCI caused by T L ,Di f f at the circuit level.
B. Self-Heating in SOI-FinFET Through Numerical Simulation
To numerically validate Eq. (1), we must first obtain R th and C th for the specific MG-FET geometry. For illustration, we use a 14nm SOI FinFET with 6 fins per a transistor. The device parameters are obtained from the PTM 14nm high-performance FinFET model [9] . Based on the device parameters (L g , H F I N , W F I N , H F I N , F pitch ) , we calculate the thermal compact model parameters as follows: R th = 5.52 × 10 5 K W and C th = 1.87 × 10 −14 J K by C th = C v ρV [10] , so that τ ∼ 10ns. Once the PTM model is augmented with this thermal circuit, we can calculate the electro-thermal response of any circuit self-consistently.
For example, Fig. 1(c) plots the T pk L ( f ) of the single MG-FET shown in Fig. 1(a) , demonstrating that T Fig. 1(d) . The SH in an isolated MG-FET operated in high-frequency mode is reduced not because of the power input, but because the "low-pass" thermal circuit does not have sufficient time Fig. 1(c) .
to self-heat at high frequencies. If we reduce ξ(= d) for a MG-FET, the transition frequency of H is reduced, so the effect of T L ,Di f f , disappears at even lower transition frequencies.
C. Experimental Validation
This phenomenon of frequency dependent self-heating can be demonstrated experimentally through thermoreflectance (TR) measurement of III-V NW-FET [11] . Fig. 2(a) illustrates the surface temperature of the gate region for different frequencies. Fig. 2(b) confirms the frequency-dependent reduction in T pk L , as predicted by the numerical simulation in Fig. 1(c) . The transition frequency in Fig. 2(b) is around 1MHz is somewhat smaller than that of Fig. 1(c) , reflecting the difference in material parameters and the layout of the transistor geometry. Specifically, a detailed 3D numerical simulation (not shown) attributes the difference primarily to the slightly larger thermal time constant (∼0.1μs) associated with the channel to surface contact pads of the III-V transistors [12] . Note that the magnitude of the surface temperature measured by TR (Fig. 2c) is much lower than the simulated channel temperature shown in Fig. 1(c) , but the physics of frequencydependent reduction of T pk L ( f ) is exactly the same.
D. Self-Heating of Ring Oscillators
The conclusions obtained from Figs. 1 and 2 for a single MG-FET cannot be generalized to an inverter or a ring oscillator (RO), because P avg for these circuits increases with frequency. At high frequencies, P avg increases and H decreases, therefore by Eq. Consider a RO with a variable number of inverter stages (N inv ), loaded by a fixed capacitor C Load . The HSPICE simulation (symbol) in Fig. 3(a) shows that, unlike Fig. 1(c) or 2(b) , T pk L increases linearly with frequency. To explain this linear increase, we plot in Fig. 3(b) the factors that contribute to
dd × f 2 increases linearly with frequency and so does the T avg L (red line, Fig. 3(b) ). Fig.1 (c) ) because of smaller power and H in RO circuits.
III. HCI LIFETIME PREDICTION
With the aforementioned understanding of circuit-dependent self-heating, one can resolve the puzzle of frequencydependent HCI degradation. The self-heating (T L ) dependence of HCI degradation is captured by the traditional formula:
which correlates threshold voltage shift ( V th ) to the stress time t, lattice temperature T L , and voltage V ds . The constants, such as time exponent n, activation energy E A [13] , voltage acceleration factor m, and prefactor A are technology and device specific parameters, obtained from characterization experiments. For 90nm SOI FinFET with 6 fins under V G S = V DS = 2.5V , we find E A = 0.143 eV [14] , m = 10 [15] , and A is obtained by fitting our experimental data. Consider a 5-stage ring oscillator (RO) composed of 90nm SOI FinFETs with C Load = 10 f F operated at V D D = 1.8V . The BSIM parameters of the transistor are carefully calibrated against the experimental data, and the self-heating parameters are obtained from [14] . For the RO, the maximum HCI degradation occurs when V I N = V OU T = 1.4V , unlike V G = V D /2 degradation for longer channel transistors considered in [4] , [5] , and [13] . Under the condition, T pk L L F = 52°C for the single MG-FET operated at low frequency with 50% duty-cycle, whereas T pk L RO = 6°C for 5-stage RO. Fig. 4(a) plots the corresponding V th predicted by Eq.(5). At V th = 50mV , the HCI lifetime predicted for a low-frequency MG-FET is 5 times smaller than that of the RO circuit [16] . This excess degradation is an artifact of test circuits based on a single transistor. Fig. 4(b) illustrates the 
IV. CONCLUSIONS
It is well known that the HCI degradation is correlated to the peak temperature T pk L of a self-heated transistor technology. The analytical self-heating model for digital circuit operation, however, shows that T pk L is a complex function of operating frequency ( f ), dissipated power (P avg , P pk ), and transistor configuration (R th , C th ). Therefore, one must be careful in translating the results obtained from low-frequency test-structures to high-frequency digital circuits, as follows. In a digital circuit, T avg L increases with frequency because of the increase of average power, but the difference between peak and average temperatures, namely, T L ,Di f f = T pk L − T avg L , disappears when the circuit is operated beyond a transition frequency (ω c ) defined by the thermal time-constant of a transistor technology. Therefore, while self-heating will continue to reduce HCI-lifetime of multi-gate transistors due to the frequency-dependent increase of T avg L , but the excess degradation caused by T L ,Di f f would be negligibly small for high-speed digital circuits. As such, the HCI results obtained from low-frequency test-structures must be derated appropriately before being applied to high-speed digital circuits. The conclusion is not specific to HCI, but should apply to other temperature-sensitive degradation modes, such as NBTI and TDDB.
